

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES


Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**






INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6 : H01L 29/78, 29/10, 21/336		A1	(11) International Publication Number: WO 97/29519 (43) International Publication Date: 14 August 1997 (14.08.97)
<p>(21) International Application Number: PCT/US97/02108</p> <p>(22) International Filing Date: 4 February 1997 (04.02.97)</p> <p>(30) Priority Data: 08/597,711 7 February 1996 (07.02.96) US</p> <p>(60) Parent Application or Grant (63) Related by Continuation US 08/597,711 (CON) Filed on 7 February 1996 (07.02.96)</p> <p>(71) Applicant (for all designated States except US): THUNDER-BIRD TECHNOLOGIES, INC. [US/US]; 1000 Perimeter Park Drive, P.O. Box 13739, Research Triangle Park, NC 27709-3739 (US).</p> <p>(72) Inventor; and (75) Inventor/Applicant (for US only): DENNEN, Michael, William [US/US]; 8820 Windjammer Drive, Raleigh, NC 27615 (US).</p> <p>(74) Agents: BIGEL, Mitchell, S. et al.; Bell, Seltzer, Park & Gibson, P.O. Drawer 34009, Charlotte, NC 28234 (US).</p>		<p>(81) Designated States: AL, AM, AT, AT (Utility model), AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, CZ (Utility model), DE, DE (Utility model), DK, DK (Utility model), EE, EE (Utility model), ES, FI, FI (Utility model), GB, GE, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SK (Utility model), TJ, TM, TR, TT, UA, UG, US, UZ, VN, ARIPO patent (KE, LS, MW, SD, SZ, UG), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).</p> <p>Published With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</p>	

(54) Title: SHORT CHANNEL FERMI-THRESHOLD FIELD EFFECT TRANSISTORS INCLUDING DRAIN FIELD TERMINATION REGION AND METHODS OF FABRICATING SAME



(57) Abstract

A Fermi-FET includes a drain field termination region between the source and drain regions, to reduce and preferably prevent injection of carriers from the source region into the channel as a result of drain bias. The drain field terminating region prevents excessive drain induced barrier lowering while still allowing low vertical field in the channel. The drain field terminating region is preferably embodied by a buried counterdoped layer between the source and drain regions, extending beneath the substrate surface from the source region to the drain region. The buried counterdoped layer may be formed using a three tub structure which produces three layers between the spaced apart source and drain regions. The drain field terminating region may also be used in a conventional MOSFET. The channel region is preferably formed by epitaxial deposition, so that the channel region need not be counterdoped relative to the drain field terminating region. Higher carrier mobility in the channel may thereby be obtained for a given doping level.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NB	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgyzstan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	KZ	Kazakhstan	SG	Singapore
CH	Switzerland	LT	Liechtenstein	SI	Slovenia
CI	Côte d'Ivoire	LK	Sri Lanka	SK	Slovakia
CM	Cameroon	LR	Liberia	SN	Senegal
CN	China	LT	Lithuania	SZ	Swaziland
CS	Czechoslovakia	LU	Luxembourg	TD	Chad
CZ	Czech Republic	LV	Latvia	TG	Togo
DE	Germany	MC	Monaco	TJ	Tajikistan
DK	Denmark	MD	Republic of Moldova	TT	Trinidad and Tobago
EE	Estonia	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	UG	Uganda
FI	Finland	MN	Mongolia	US	United States of America
FR	France	MR	Mauritania	UZ	Uzbekistan
GA	Gabon			VN	Viet Nam

SHORT CHANNEL FERMI-THRESHOLD
FIELD EFFECT TRANSISTORS INCLUDING
DRAIN FIELD TERMINATION REGION AND
METHODS OF FABRICATING SAME

Field of the Invention

This invention relates to field effect transistor devices and more particularly to integrated circuit field effect transistors and methods of 5 fabricating same.

Background of the Invention

Field effect transistors (FET) have become the dominant active device for very large scale integration (VLSI) and ultra large scale integration 10 (ULSI) applications, such as logic devices, memory devices and microprocessors, because the integrated circuit FET is by nature a high impedance, high density, low power device. Much research and development activity has focused on improving the speed 15 and integration density of FETs, and on lowering the power consumption thereof.

A high speed, high performance field effect transistor is described in U.S. Patents 4,984,043 and 4,990,974, both by Albert W. Vinal, both entitled *Fermi Threshold Field Effect Transistor* and both assigned to the assignee of the present invention. These patents describe a metal oxide semiconductor field effect transistor (MOSFET) which operates in the enhancement mode without requiring inversion, by setting the 25 device's threshold voltage to twice the Fermi potential of the semiconductor material. As is well known to those having skill in the art, Fermi potential is defined as that potential for which an energy state in a semiconductor material has a probability of one-half 30 of being occupied by an electron. As described in the above mentioned Vinal patents, when the threshold

- 2 -

voltage is set to twice the Fermi potential, the dependence of the threshold voltage on oxide thickness, channel length, drain voltage and substrate doping is substantially eliminated. Moreover, when the threshold
5 voltage is set to twice the Fermi potential, the vertical electric field at the substrate face between the oxide and channel is minimized, and is in fact substantially zero. Carrier mobility in the channel is thereby maximized, leading to a high speed device with
10 greatly reduced hot electron effects. Device performance is substantially independent of device dimensions.

Notwithstanding the vast improvement of the Fermi-threshold FET compared to known FET devices,
15 there was a need to lower the capacitance of the Fermi-FET device. Accordingly, in U.S. Patents 5,194,923 and 5,369,295, both by Albert W. Vinal, and both entitled *Fermi Threshold Field Effect Transistor With Reduced Gate and Diffusion Capacitance*, a Fermi-FET device is
20 described which allows conduction carriers to flow within the channel at a predetermined depth in the substrate below the gate, without requiring an inversion layer to be created at the surface of the semiconductor in order to support carrier conduction.
25 Accordingly, the average depth of the channel charge requires inclusion of the permittivity of the substrate as part of the gate capacitance. Gate capacitance is thereby substantially reduced.

As described in the aforesaid '295 and '923
30 patents, the low capacitance Fermi-FET is preferably implemented using a Fermi-tub region having a predetermined depth and a conductivity type opposite the substrate and the same conductivity type as the drain and source. The Fermi-tub extends downward from
35 the substrate surface by a predetermined depth, and the drain and source diffusions are formed in the Fermi-tub within the tub boundaries. The Fermi-tub forms a

-3-

unijunction transistor, in which the source, drain, channel and Fermi-tub are all doped the same conductivity type, but at different doping concentrations. A low capacitance Fermi-FET is thereby 5 provided. The low capacitance Fermi-FET including the Fermi-tub will be referred to herein as a "low capacitance Fermi-FET" or a "Tub-FET".

Notwithstanding the vast improvement of the Fermi-FET and the low capacitance Fermi-FET compared to 10 known FET devices, there was a continuing need to increase the current per unit channel width which is produced by the Fermi-FET. As is well known to those skilled in the art, higher current Fermi-FET devices will allow greater integration density, and/or much 15 higher speeds for logic devices, memory devices, microprocessors and other integrated circuit devices. Accordingly, U.S. Patent 5,374,836 to Albert W. Vinal and the present inventor entitled *High Current Fermi-Threshold Field Effect Transistor*, describes a Fermi- 20 FET which includes an injector region of the same conductivity type as the Fermi-tub region and the source region, adjacent the source region and facing the drain region. The injector region is preferably doped at a doping level which is intermediate to the 25 relatively low doping concentration of the Fermi-tub and the relatively high doping concentration of the source. The injector region controls the depth of the carriers injected into the channel and enhances injection of carriers in the channel, at a 30 predetermined depth below the gate. Transistors according to U.S. Patent 5,374,836 will be referred to herein as a "high current Fermi-FET".

Preferably, the source injector region is a source injector tub region which surrounds the source 35 region. A drain injector tub region may also be provided. A gate sidewall spacer which extends from adjacent the source injector region to adjacent the

- 4 -

gate electrode of the Fermi-FET may also be provided in order to lower the pinch-off voltage and increase saturation current for the Fermi-FET. A bottom leakage control region of the same conductivity type as the 5 substrate may also be provided.

Notwithstanding the vast improvement of the Fermi-FET, the low capacitance Fermi-FET and the high current Fermi-FET compared to known FET devices, there was a continuing need to improve operation of the 10 Fermi-FET at low voltages. As is well known to those having skill in the art, there is currently much emphasis on low power portable and/or battery-powered devices which typically operate at power supply voltages of five volts, three volts, one volt or less.

15 For a given channel length, lowering of the operating voltage causes the lateral electric field to drop linearly. At very low operating voltages, the lateral electric field is so low that the carriers in the channel are prevented from reaching saturation 20 velocity. This results in a precipitous drop in the available drain current. The drop in drain current effectively limits the decrease in operating voltage for obtaining usable circuit speeds for a given channel length.

25 In order to improve operation of the Tub-FET at low voltages, Application Serial No. 08/351,643 to the present inventor entitled *Contoured-Tub Fermi-Threshold Field Effect Transistor and Method of Forming Same*, describes a Fermi-FET which includes a contoured 30 Fermi-tub region having nonuniform tub depth. In particular, the Fermi-tub is deeper under the source and/or drain regions than under the channel region. Thus, the tub-substrate junction is deeper under the source and/or drain regions than under the channel 35 region. Diffusion capacitance is thereby reduced compared to a Fermi-tub having a uniform tub depth, so

-5-

that high saturation current is produced at low voltages.

In particular, a contoured-tub Fermi-threshold field effect transistor according to

- 5 Application Serial No. 08/351,643 includes a semiconductor substrate of first conductivity type and spaced-apart source and drain regions of second conductivity type in the semiconductor substrate at a face thereof. A channel region of the second
10 conductivity type is also formed in the semiconductor substrate at the substrate face between the spaced-apart source and drain regions. A tub region of the second conductivity type is also included in the semiconductor substrate at the substrate face. The tub
15 region extends a first predetermined depth from the substrate face to below at least one of the spaced-apart source and drain regions, and extends a second predetermined depth from the substrate face to below the channel region. The second predetermined depth is
20 less than the first predetermined depth. A gate insulating layer and source, drain and gate contacts are also included. A substrate contact may also be included.

Preferably, the second predetermined depth,

- 25 i.e. the depth of the contoured-tub adjacent the channel, is selected to satisfy the Fermi-FET criteria as defined in the aforementioned U.S. Patents 5,194,923 and 5,369,295. In particular, the second predetermined depth is selected to produce zero static electric field
30 perpendicular to the substrate face at the bottom of the channel with the gate electrode at ground potential. The second predetermined depth may also be selected to produce a threshold voltage for the field effect transistor which is twice the Fermi potential of
35 the semiconductor substrate. The first predetermined depth, i.e. the depth of the contoured-tub region adjacent the source and/or drain is preferably selected

- 6 -

to deplete the tub region under the source and/or drain regions upon application of zero bias to the source and/or drain contact.

As the state of the art in microelectronic fabrication has progressed, fabrication linewidths have been reduced to substantially less than one micron. These decreased linewidths have given rise to the "short channel" FET wherein the channel length is substantially less than one micron and is generally less than one half micron with current processing technology.

The low capacitance Fermi-FET of Patents 5,194,923 and 5,369,295, the high current Fermi-FET of Patent 5,374,836 and the contoured tub Fermi-FET of Application Serial No. 08/351,643 may be used to provide a short channel FET with high performance capabilities at low voltages. However, it will be recognized by those having skill in the art that as linewidths decrease, processing limitations may limit the dimensions and conductivities which are attainable in fabricating an FET. Accordingly, for decreased linewidths, processing conditions may require reoptimization of the Fermi-FET transistor to accommodate these processing limitations.

Reoptimization of the Fermi-FET transistor to accommodate processing limitations was provided in Application Serial No. '08/505,085 to the present inventor and entitled "*Short Channel Fermi-Threshold Field Effect Transistors*", assigned to the assignee of the present invention, the disclosure of which is hereby incorporated herein by reference. The Short Channel Fermi-FET of Application Serial No. 08/505,085, referred to herein as the "short channel Fermi-FET", includes spaced-apart source and drain regions which extend beyond the Fermi-tub in the depth direction and which may also extend beyond the Fermi-tub in the lateral direction. Since the source and drain regions

-7-

extend beyond the tub, a junction with the substrate is formed which can lead to a charge-sharing condition. In order to compensate for this condition, the substrate doping is increased. The very small
5 separation between the source and drain regions leads to a desirability to reduce the tub depth. This causes a change in the static electrical field perpendicular to the substrate at the oxide:substrate interface when the gate electrode is at threshold potential. In
10 typical long channel Fermi-FET transistors, this field is essentially zero. In short channel devices the field is significantly lower than a MOSFET transistor, but somewhat higher than a long channel Fermi-FET.

In particular, a short channel Fermi-FET
15 includes a semiconductor substrate of first conductivity type and a tub region of second conductivity type in the substrate at a surface thereof which extends a first depth from the substrate surface. The short channel Fermi-FET also includes spaced-apart
20 source and drain regions of the second conductivity type in the tub region. The spaced-apart source and drain regions extend from the substrate surface to beyond the first depth, and may also extend laterally away from one another to beyond the tub region.

25 A channel region of the second conductivity type is included in the tub region, between the spaced-apart source and drain regions and extending a second depth from the substrate surface such that the second depth is less than the first depth. At least one of
30 the first and second depths are selected to minimize the static electric field perpendicular to the substrate surface, from the substrate surface to the second depth when the gate electrode is at threshold potential. For example, a static electric field of 10^4
35 V/cm may be produced in a short channel Fermi-FET compared to a static electric field of more than 10^5 V/cm in a conventional MOSFET. In contrast, the Tub-

- 8 -

- FET of U.S. Patents 5,194,923 and 5,369,295 may produce a static electric field of less than (and often considerably less than) 10^3 V/cm which is essentially zero when compared to a conventional MOSFET. The first 5 and second depths may also be selected to produce a threshold voltage for the field effect transistor which is twice the Fermi-potential of the semiconductor substrate, and may also be selected to allow carriers of the second conductivity type to flow from the source 10 region to the drain region in the channel region at the second depth upon application of the threshold voltage to the gate electrode, and extending from the second depth toward the substrate surface upon application of voltage to the gate electrode beyond the threshold 15 voltage of the field effect transistor, without creating an inversion layer in the channel. The transistor further includes a gate insulating layer and source, drain and gate contacts. A substrate contact may also be included.
- 20 Continued miniaturization of integrated circuit field effect transistors has reduced the channel length to well below one micron. This continued miniaturization of the transistor has often required very high substrate doping levels. High 25 doping levels and the decreased operating voltages which may be required by the smaller devices, may cause a large increase in the capacitance associated with the source and drain regions of both the Fermi-FET and conventional MOSFET devices.
- 30 In particular, as the Fermi-FET is scaled to below one micron, it is typically necessary to make the tub depth substantially shallower due to increased Drain Induced Barrier Lowering (DIBL) at the source. Unfortunately, even with the changes described above 35 for the short channel Fermi-FET, the short channel Fermi-FET may reach a size where the depths and doping levels which are desired to control Drain Induced

-9-

- Barrier Lowering and transistor leakage become difficult to manufacture. Moreover, the high doping levels in the channel may reduce carrier mobility which also may reduce the high current advantage of the
- 5 Fermi-FET technology. The ever higher substrate doping levels, together with the reduced drain voltage may also cause an increase in the junction capacitance.

Summary of the Invention

It is therefore an object of the invention to

10 provide improved Fermi-threshold field effect transistors (Fermi-FET).

It is another object of the invention to provide improved metal oxide semiconductor field effect transistors (MOSFET).

15 It is still another object of the present invention to provide improved Fermi-FETs and MOSFETs which are adapted for short channel lengths.

It is still another object of the invention to provide short channel Fermi-FETs and MOSFETs which

20 do not require high doping levels in the channel and do not require ultra-shallow tub depths.

It is yet another object of the present invention to provide methods of fabricating short-channel Fermi-FETs and MOSFETs.

25 These and other objects are provided, according to the present invention, by a Fermi-FET which includes drain field terminating means between the source and drain regions for reducing and preferably preventing injection of carriers from the

30 source region into the channel as a result of drain bias. A short channel Fermi-FET including drain field terminating means, referred to herein as a "Vinal-FET" in memory of the now deceased inventor of the Fermi-FET, prevents excessive Drain Induced Barrier Lowering

35 while still allowing low vertical field in the channel, similar to a Fermi-FET. In addition, the Vinal-FET

-10-

permits much higher carrier mobility and simultaneously leads to a large reduction in source and drain junction capacitance.

- The drain field terminating means is
- 5 preferably embodied by a buried counterdoped layer between the source and drain regions and extending beneath the substrate surface from the source region to the drain region. In particular, a Vinal-FET includes a semiconductor substrate of first conductivity type
- 10 and a tub region of second conductivity type in the substrate at a surface thereof. Spaced apart source and drain regions of the second conductivity type are included in the tub region at the substrate surface. A buried drain field terminating region of the first
- 15 conductivity type is also included in the tub region. The buried drain field terminating region extends beneath the substrate surface from the source region to the drain region. A gate insulating layer and source, drain and gate electrodes are also included.
- 20 Accordingly, the Vinal-FET may be regarded as a Fermi-FET with an added counterdoped buried drain field terminating region which prevents drain bias from causing carriers to be injected from the source region into the tub region.
- 25 The Vinal-FET structure may also be regarded as a three-tub structure. In particular, a semiconductor substrate of first conductivity type includes a first tub region of second conductivity type at a surface thereof and extending into the substrate a
- 30 first depth from the substrate surface. A second tub region of the first conductivity type is included in the first tub region and extends into the substrate a second depth from the substrate surface, wherein the second depth is less than the first depth. A third tub
- 35 region of the second conductivity type is included in the second tub region and extends into the substrate a third depth from the substrate surface, wherein the

-11-

third depth is less than the second depth. Spaced apart source and drain regions of the second conductivity type are included in the first tub region and extend into the substrate a fourth depth from the
5 substrate surface, wherein the fourth depth is greater than the third depth. A gate insulating layer and source, drain and gate electrodes are also provided. In one embodiment of the transistor, the source and drain regions project into the substrate to a fourth
10 depth which is greater than the third depth but less than the second depth. In another embodiment, the source and drain regions project into the substrate a fourth depth which is greater than the second depth but less than the first depth.

15 The Vinal-FET may also be regarded as a field effect transistor having three distinct layers extending between spaced apart source and drain regions of second conductivity type in a substrate of first conductivity type. A first layer of the second
20 conductivity type extends from the source region to the drain region and extends into the substrate a first depth from the substrate surface. A second layer of first conductivity type in the substrate extends from the source region to the drain region and extends into
25 the substrate from the first depth to a second depth from the substrate surface. A third layer of the second conductivity type extends from the source region to the drain region and extends into the substrate from the second depth to the third depth from the substrate
30 surface. In the first embodiment of the Vinal-FET, the source and drain regions include source and drain bottoms in the semiconductor substrate, and both the second and third layers extend from the source bottom to the drain bottom. In the second embodiment, only
35 the third layer extends from the source bottom to the drain bottom, and the second layer extends from the source sidewall to the drain sidewall.

-12-

The drain field terminating means, embodied as a buried region of first conductivity type in the tub region, a second tub region of first conductivity type in the first tub region, or a second layer of 5 first conductivity type extending between the source and drain, prevents excessive drain induced barrier lowering while still allowing the lowered vertical field in the channel of a Fermi-FET. Higher carrier mobility and a large reduction in source and drain 10 junction capacitance is provided.

The drain field terminating means of the Vinal-FET may also be used in a conventional MOSFET to provide at least some of the above-described advantages. In particular, a conventional MOSFET may 15 include a semiconductor substrate of first conductivity type and spaced-apart source and drain regions of second conductivity type in the substrate at a surface thereof. A first layer of the first conductivity type is included in the substrate at the substrate surface 20 extending from the source region to the drain region and extending into the substrate a first depth from the substrate surface. A second layer of the second conductivity type is included in the substrate extending from the source region to the drain region 25 and extending into the substrate from the first depth to a second depth from the substrate surface. The second layer or the first and second layers may also extend from the source bottom to the drain bottom to define first and second tub regions respectively.

Preferred methods of making the Vinal-FET 30 epitaxially form the third tub region (or first layer) so that it need not be counterdoped relative to the drain field terminating region (or second tub or second layer). By epitaxially forming the third tub or first 35 layer, higher carrier mobility may be obtained for a given doping level. Accordingly, preferred methods of forming the Vinal-FET includes the steps of implanting

-13-

the first tub region in the substrate surface and implanting the second tub region in the first tub region. An epitaxial deposition is then performed and either *in situ* doped or implanted, to form the third 5 tub region within the second tub region. A polycrystalline silicon gate is then formed using conventional techniques and the source and drain regions are implanted. Increased carrier mobility in the channel is thereby provided.

10

Brief Description of the Drawings

Figure 1 illustrates a cross-sectional view of an N-channel high current Fermi-FET according to Application Serial Number 08/037,636.

15

Figure 2A illustrates a cross-sectional view of a first embodiment of a short channel low leakage current Fermi-FET according to U.S. Patent 5,374,836.

Figure 2B illustrates a cross-sectional view of a second embodiment of a short channel low leakage current Fermi-FET according to U.S. Patent 5,374,836.

20

Figure 3 illustrates a cross-sectional view of an N-channel contoured-tub Fermi-FET according to Application Serial No. 08/037,636.

25

Figure 4 illustrates a cross-sectional view of an N-channel short channel Fermi-FET according to Application Serial No. 08/505,085.

Figure 5 illustrates a cross-sectional view of a second embodiment of an N-channel short channel Fermi-FET according to Application Serial No. 08/505,085.

30

Figure 6 illustrates a cross-sectional view of a first embodiment of a Vinal-FET according to the present invention.

35

Figure 7 illustrates a cross-sectional view of a second embodiment of a Vinal-FET according to the present invention.

-14-

Figure 8 graphically illustrates a net doping profile for the Vinal-FETs of Figures 6 and 7 along the line 8-8'.

5 Figures 9A and 9B graphically illustrate the net doping profile along the lines 9A-9A' and 9B-9B' of Figures 7 and 6 respectively.

Figures 10, 11 and 12 illustrate simulation results for the Vinal-FET of Figure 7.

10 Figure 13 graphically illustrates minimum preferred doping for the drain field termination region of the Vinal-FET of Figures 6 and 7.

Figure 14 graphically illustrates the capacitance of the source or drain region versus applied voltage.

15 Figures 15A-15E illustrate cross-sectional views of the Vinal-FET transistor of Figure 6 during intermediate fabrication steps.

20 Figure 16 graphically illustrates carrier mobility in silicon as a function of total impurity concentration.

Figures 17 and 18 are cross-sectional illustrations of high performance MOSFETs according to the present invention.

Detailed Description of Preferred Embodiments

25 The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should 30 not be construed as limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the thickness of 35 layers and regions are exaggerated for clarity. Like numbers refer to like elements throughout.

-15-

Before describing a short channel Fermi-threshold field effect transistor including a drain field termination region (also referred to as a "Vinal-FET") of the present invention, a Fermi-threshold field 5 effect transistor with reduced gate and diffusion capacitance of U.S. Patents 5,194,923 and 5,369,295 (also referred to as the "low capacitance Fermi-FET" or the "Tub-FET") will be described as will a high current 10 Fermi-Threshold field effect transistor of U.S. Patent 5,374,836. A contoured-tub Fermi-FET according to Application Serial No. 08/351,643 will also be described. Short channel Fermi-FETs of Application Serial No. 08/505,085 will also be described. A more complete description may be found in these patents and 15 applications, the disclosures of which are hereby incorporated herein by reference. Vinal-FETs according to the present invention will then be described.

Fermi-FET With Reduced Gate and Diffusion Capacitance

The following summarizes the low capacitance 20 Fermi-FET including the Fermi-tub. Additional details may be found in U.S. Patents 5,194,923 and 5,369,295.

Conventional MOSFET devices require an inversion layer to be created at the surface of the semiconductor in order to support carrier conduction. 25 The depth of the inversion layer is typically 100Å or less. Under these circumstances gate capacitance is essentially the permittivity of the gate insulator layer divided by its thickness. In other words, the channel charge is so close to the surface that effects 30 of the dielectric properties of the substrate are insignificant in determining gate capacitance.

Gate capacitance can be lowered if conduction carriers are confined within a channel region below the gate, where the average depth of the channel charge 35 requires inclusion of the permittivity of the substrate to calculate gate capacitance. In general, the gate

-16-

capacitance of the low capacitance Fermi-FET is described by the following equation:

$$C_g = \frac{1}{\frac{Y_f}{\beta \epsilon_s} + \frac{T_{ox}}{\epsilon_i}} \quad (1)$$

Where Y_f is the depth of the conduction channel called the Fermi channel, ϵ_s is the permittivity of the substrate, and β is the factor that determines the average depth of the charge flowing within the Fermi channel below the surface. β depends on the depth dependant profile of carriers injected from the source into the channel. For the low capacitance Fermi-FET, $\beta=2$. T_{ox} is the thickness of the gate oxide layer and ϵ_i is its permittivity.

The low capacitance Fermi-FET includes a Fermi-tub region of predetermined depth, having conductivity type opposite the substrate conductivity type and the same conductivity type as the drain and source regions. The Fermi-tub extends downward from the substrate surface by a predetermined depth, and the drain and source diffusions are formed in the Fermi-tub region within the Fermi-tub boundaries. The preferred Fermi-tub depth is the sum of the Fermi channel depth Y_f and depletion depth Y_0 . A Fermi channel region with predetermined depth Y_f and width Z , extends between the source and drain diffusions. The conductivity of the Fermi channel is controlled by the voltage applied to the gate electrode.

The gate capacitance is primarily determined by the depth of the Fermi channel and the carrier distribution in the Fermi channel, and is relatively independent of the thickness of the gate oxide layer. The diffusion capacitance is inversely dependant on the difference between [the sum of the depth of the Fermi-

-17-

tub and the depletion depth Y_0 in the substrate] and the depth of the diffusions X_d . The diffusion depth is preferably less than the depth of the Fermi-tub, Y_t . The dopant concentration for the Fermi-tub region is 5 preferably chosen to allow the depth of the Fermi channel to be greater than three times the depth of an inversion layer within a MOSFET.

Accordingly, the low capacitance Fermi-FET includes a semiconductor substrate of first 10 conductivity type having a first surface, a Fermi-tub region of second conductivity type in the substrate at the first surface, spaced apart source and drain regions of the second conductivity type in the Fermi-tub region at the first surface, and a channel of the 15 second conductivity type in the Fermi-tub region at the first surface between the spaced apart source and drain regions. The channel extends a first predetermined depth (Y_t) from the first surface and the tub extends a second predetermined depth (Y_0) from the channel. A 20 gate insulating layer is provided on the substrate at the first surface between the spaced apart source and drain regions. Source, drain and gate electrodes are provided for electrically contacting the source and drain regions and the gate insulating layer 25 respectively.

At least the first and second predetermined depths are selected to produce zero static electric field perpendicular to the first surface at the first depth, upon application of the threshold voltage of the 30 field effect transistor to the gate electrode. The first and second predetermined depths are also selected to allow carriers of the second conductivity type to flow from the source to the drain in the channel, extending from the first predetermined depth toward the 35 first surface upon application of the voltage to the gate electrode beyond the threshold voltage of the field effect transistor. The carriers flow from the

-18-

source to the drain region beneath the first surface without creating an inversion layer in the Fermi-tub region. The first and second predetermined depths are also selected to produce a voltage at the substrate 5 surface, adjacent the gate insulating layer, which is equal and opposite to the sum of the voltages between the substrate contact and the substrate and between the polysilicon gate electrode and the gate electrode.

When the substrate is doped at a doping 10 density N_s , has an intrinsic carrier concentration n_i at temperature T degrees Kelvin and a permittivity ϵ_s , and the field effect transistor includes a substrate contact for electrically contacting the substrate, and the channel extends a first predetermined depth Y_f from 15 the surface of the substrate and the Fermi-tub region extends a second predetermined depth Y_o from the channel, and the Fermi-tub region is doped at a doping density which is a factor α times N_s , and the gate electrode includes a polysilicon layer of the first 20 conductivity type and which is doped at a doping density N_p , the first predetermined depth (Y_f) is equal to:

$$Y_f = \sqrt{\frac{2\epsilon_s}{qN_s\alpha} \frac{kT}{q} \ln\left(\frac{N_p}{N_s}\right)}, \quad (2)$$

where q is 1.6×10^{-19} coulombs and K is 1.38×10^{-23} Joules/ $^{\circ}$ Kelvin. The second predetermined depth (Y_o) is 25 equal to:

$$Y_o = \sqrt{\frac{2\epsilon_s \phi_s}{qN_s\alpha(\alpha+1)}}, \quad (3)$$

where ϕ_s is equal to $2\phi_f + kT/q \ln(\alpha)$, and ϕ_f is the Fermi potential of the semiconductor substrate.

-19-

High Current Fermi-FET Structure

Referring now to Figure 1, an N-channel high current Fermi-FET according to U.S. Patent 5,374,836 is illustrated. It will be understood by those having skill in the art that a P-channel Fermi-FET may be obtained by reversing the conductivities of the N and P regions.

As illustrated in Figure 1, high current Fermi-FET 20 is fabricated in a semiconductor substrate 21 having first conductivity type, here P-type, and including a substrate surface 21a. A Fermi-tub region 22 of second conductivity type, here N-type, is formed in the substrate 21 at the surface 21a. Spaced apart source and drain regions 23 and 24, respectively, of the second conductivity type, here N-type, are formed in the Fermi-tub region 22 at the surface 21a. It will be understood by those having skill in the art that the source and drain regions may also be formed in a trench in the surface 21a.

A gate insulating layer 26 is formed on the substrate 21 at the surface 21a between the spaced apart source and drain regions 23 and 24, respectively. As is well known to those having skill in the art, the gate insulating layer is typically silicon dioxide. However, silicon nitride and other insulators may be used.

A gate electrode is formed on gate insulating layer 26, opposite the substrate 21. The gate electrode preferably includes a polycrystalline silicon (polysilicon) gate electrode layer 28 of first conductivity type, here P-type. A conductor gate electrode layer, typically a metal gate electrode layer 29, is formed on polysilicon gate electrode 28 opposite gate insulating layer 26. Source electrode 31 and drain electrode 32, typically metal, are also formed on source region 23 and drain region 24, respectively.

-20-

A substrate contact 33 of first conductivity type, here P-type, is also formed in substrate 21, either inside Fermi-tub 22 as shown or outside tub 22. As shown, substrate contact 33 is doped first 5 conductivity type, here P-type, and may include a relatively heavily doped region 33a and a relatively lightly doped region 33b. A substrate electrode 34 establishes electrical contact to the substrate.

The structure heretofore described with 10 respect to Figure 1 corresponds to the low capacitance Fermi-FET structure of U.S. Patents 5,194,923 and 5,369,295. As already described in these applications, a channel 36 is created between the source and drain regions 23 and 24. The depth of the channel from the 15 surface 21a, designated at Y_f in Figure 1, and the depth from the bottom of the channel to the bottom of the Fermi-tub 22, designated as Y_0 in Figure 1, along with the doping levels of the substrate 21, tub region 22, and polysilicon gate electrode 28 are selected to 20 provide a high performance, low capacitance field effect transistor using the relationships of Equations (2) and (3) above.

Still referring to Figure 1, a source injector region 37a of second conductivity type, here 25 N-type, is provided adjacent the source region 23 and facing the drain region. The source injector region provides a high current, Fermi-FET by controlling the depth at which carriers are injected into channel 36. The source injector region 37a may only extend between 30 the source region 23 and the drain region 24. The source injector region preferably surrounds source region 23 to form a source injector tub region 37, as illustrated in Figure 1. Source region 23 may be fully surrounded by the source injector tub region 37, on the 35 side and bottom surface. Alternatively, source region 23 may be surrounded by the source injector tub region 37 on the side, but may protrude through the source

-21-

- injector tub region 37 at the bottom. Still alternatively, source injector region 37a may extend into substrate 21, to the junction between Fermi-tub 22 and substrate 21. A drain injector region 38a,
5 preferably a drain injector tub region 38 surrounding drain region 24, is also preferably provided.

Source injector region 37a and drain injector region 38a or source injector tub region 37 and drain injector tub region 38, are preferably doped the second 10 conductivity type, here N-type, at a doping level which is intermediate the relatively low doping level of Fermi-tub 22 and the relatively high doping level of source 23 and drain 24. Accordingly, as illustrated in Figure 1, Fermi-tub 22 is designated as being N, source 15 and drain injector tub regions 37, 38 are designated as N' and source and drain regions 23, 24 are designated as N''. A unijunction transistor is thereby formed.

The high current Fermi-FET provides drive currents that are about four times that of state of the art FETs. Gate capacitance is about half that of a conventional FET device. The doping concentration of the source injector tub region 37 controls the depth of carriers injected into the channel region 36, typically to about 1000Å. The source injector tub region 37 doping concentration is typically 2E18, and preferably has a depth at least as great as the desired maximum depth of injected majority carriers. Alternatively, it may extend as deep as the Fermi-tub region 22 to minimize subthreshold leakage current, as will be 25 described below. It will be shown that the carrier concentration injected into the channel 36 cannot exceed the doping concentration of the source injector region 37a facing the drain. The width of the portion of source injector region 37a facing the drain is 30 typically in the range of 0.05-0.15μm. The doping concentration of the source and drain regions 23 and 24 respectively, is typically 1E19 or greater. The depth 35

-22-

$Y_T = (Y_f + Y_0)$ of the Fermi-tub 22 is approximately 2200Å with a doping concentration of approximately 1.8E16.

As illustrated in Figure 1, the high current Fermi-FET 20 also includes a gate sidewall spacer 41 on the substrate surface 21a, which extends from adjacent the source injector region 37a to adjacent the polysilicon gate electrode 28. Gate sidewall spacer 41 also preferably extends from adjacent the drain injector region 38a to adjacent the polysilicon gate electrode 28. In particular, as shown in Figure 1, gate sidewall spacer 41 extends from the polysilicon gate electrode sidewall 28a and overlies the source and drain injector regions 37a and 38a respectively. Preferably the gate sidewall spacer 41 surrounds the polysilicon gate electrode 28. Also preferably, and as will be discussed in detail below, the gate insulating layer 26 extends onto the source injector region 37a and the drain injector region 38a at the substrate face 21a and the gate sidewall spacer 41 also extends onto the source injector region 37 and drain injector region 38.

The gate sidewall spacer 41 lowers the pinch-off voltage of the Fermi-FET 20 and increases its saturation current in a manner which will be described in detail below. Preferably, the gate sidewall spacer is an insulator having a permittivity which is greater than the permittivity of the gate insulating layer 26. Thus, for example, if the gate insulating layer 26 is silicon dioxide, the gate sidewall spacer is preferably silicon nitride. If the gate insulating layer 26 is silicon nitride, the gate sidewall spacer is preferably an insulator which has permittivity greater than silicon nitride.

As shown in Figure 1, the gate sidewall spacer 41 may also extend onto source and drain regions 23 and 24 respectively, and the source and drain electrodes 31 and 32 respectively may be formed in the

-23-

extension of the gate sidewall spacer region. Conventional field oxide or other insulator 42 regions separate the source, drain and substrate contacts. It will also be understood by those having skill in the art that although the outer surface 41a of gate sidewall spacer 41 is illustrated as being curved in cross section, other shapes may be used, such as a linear outer surface to produce a triangular cross section or orthogonal outer surfaces to produce a rectangular cross section.

Low Leakage Current Fermi-Threshold Field Effect Transistor

Referring now to Figures 2A and 2B, Fermi-FETs which have short channels yet produce low leakage current, according to U.S. Patent 5,374,836 will now be described. These devices will hereinafter be referred to as "low leakage current Fermi-FETs". The low leakage current Fermi-FET 50 of Figure 2A includes a bottom leakage current control region 51 of first conductivity type, here P conductivity type, and doped at a high concentration relative to the substrate 21. Accordingly, it is designated as P* in Figure 2A. The low leakage current Fermi-FET 60 of Figure 2B includes extended source and drain injector regions 37a, 38a, which preferably extend to the depth of the Fermi-tub 22.

Referring now to Figure 2A, bottom leakage current control region 51 extends across the substrate 21 from between an extension of the facing ends of the source and drain regions 23 and 24, and extends into the substrate from above the depth of the Fermi-tub 22 to below the depth of the Fermi-tub. Preferably, it is located below, and in alignment with the Fermi-channel 36. For consistency with the equations previously described, the depth from the Fermi-channel 36 to the top of the bottom current leakage current control region 51 has been labeled Y₀. The remainder of the

-24-

Fermi-FET transistor of Figure 2A is identical with that described in Figure 1, except that a shorter channel is illustrated. It will be understood by those having skill in the art that injector regions 37a and 5 38a and/or injector tubs 37 and 38 may be omitted, as may the gate sidewall spacer region 41, to provide a low leakage current low capacitance, short channel Fermi-FET without the high current properties of the device of Figure 2A.

10 The bottom leakage current control region 51 minimizes drain induced injection in short channel Fermi field effect transistors, i.e. those field effect transistors having a channel length of approximately 0.5 μm or less, while maintaining low diffusion 15 depletion capacitance. For example, at 5 volts, leakage current of 3E-13A or less may be maintained.

The bottom leakage current control region may be designed using Equations (2) and (3) where Y_0 is the depth from the channel to the top of the bottom leakage 20 control region as shown in Figures 2A and 2B. Factor α is the ratio between the P⁺ doping of the bottom leakage current control region 51 and the N doping of the Fermi-tub 22. Preferably α is set to about 0.15 within the bottom leakage control region, i.e. below the gate 25 28. Below the source and drain regions 23 and 24, α is set to about 1.0 to minimize diffusion depletion capacitance. In other words, the doping concentrations of substrate 21 and Fermi-tub 22 are about equal in the regions below the source and drain. Accordingly, for 30 the design parameters described above, and for a channel width of 0.5 micron, the doping concentration in the bottom leakage control region 51 is approximately 5E17 and is deep enough to support partial depletion at the tub-junction region given 5 35 volt drain or source diffusion potential.

Referring now to Figure 2B, an alternate design for bottom leakage control extends the depth of

-25-

source injector region 37a and drain injector region 38a, preferably to the depth of the Fermi-tub ($Y_t + Y_0$). As shown in Figure 2B, the depth of the entire source injector tub 37 and drain injector tub 38 may be 5 extended, preferably to the depth of the Fermi-tub. The separation distance between the bottom of the injector tubs 37 and 38 and the bottom of the Fermi-tub 22 is preferably less than half the channel length and preferably approaches zero. Under these conditions, 10 injector tubs 37 and 38 have doping concentration of about $1.5E18/cm^3$. The depth of substrate contact region 33b also preferably is extended to approach the Fermi-tub depth. The remainder of the Fermi-FET transistor 60 of Figure 2B is identical with that described in 15 Figure 1, except that a shorter channel is illustrated.

Contoured-Tub Fermi-Threshold Field Effect Transistor

Referring now to Figure 3, an N-channel contoured-tub Fermi-FET according to Application Serial No. 08/037,636 is illustrated. It will be understood 20 by those having skill in the art that a P-channel Fermi-FET may be obtained by reversing the conductivities of the N and P regions. As illustrated in Figure 3, contoured-tub Fermi-FET 20' is similar to high current Fermi-FET 20 of Figure 1, except that a 25 contoured-tub 22' is present rather than the tub 22 of Figure 1 which has a uniform tub depth. Injector tubs and injector regions are not shown, although they may be present.

Still referring to Figure 3, contoured-tub 30 22' has a first predetermined depth Y_1 from the substrate face 21a to below at least one of the spaced-apart source and drain regions 23, 24 respectively. The contoured-tub 22' has a second predetermined depth Y_2 from the substrate face 21a to below the channel 35 region 36. According to the invention, Y_2 is different from, and preferably less than, Y_1 so as to create a

-26-

contoured-tub 22'. Stated another way, the junction between tub 22' and substrate 21 is pushed downward, away from source and drain regions 23 and 24, relative to the position dictated by the tub-FET criteria under 5 the channel, to reduce the source/drain diffusion capacitance and thereby allow the contoured-tub Fermi-FET to operate at low voltages. It will be understood by those having skill in the art that tub 22' may only be contoured under source region 23 or drain region 24 10 to produce an asymmetric device. However, symmetric devices in which the tub is contoured under source 23 and drain 24 are preferably formed.

The second predetermined depth Y_2 is selected based on the low capacitance Fermi-FET (Tub-FET) 15 criteria of U.S. Patents 5,194,923 and 5,369,295. These criteria, which determine the depths Y_f and Y_o , and which together form the second predetermined depth Y_2 , are described above.

The first predetermined depth (Y_1) is selected 20 to be greater than the second predetermined depth Y_2 . Preferably, the first predetermined depth is also selected to deplete the tub region 22' between the first predetermined depth Y_1 and the source and/or drain regions when zero voltage is applied to the source 25 contact 31 and drain contact 32 respectively. Thus, the entire region labelled Y_a is preferably totally depleted under zero source bias or drain bias

-27-

respectively. Based on this criteria, Y_1 is determined by:

$$Y_n = \sqrt{\frac{kT}{q} \ln\left(\frac{N_{sub}N_{tub}}{n_i^2}\right) \frac{2\epsilon_s}{qN_{sub}} \frac{1}{\left(1 + \frac{N_{sub}}{N_{tub}}\right)}} \quad (4)$$

where N_{sub} is the doping concentration of the substrate
 21 and N_{tub} is the doping concentration of the
 5 contoured-tub 22'.

Short Channel Fermi-FETs

Referring now to Figure 4, a short channel N-channel Fermi-FET 20" according to Application Serial No. 08/505,085 is illustrated. It will be understood
 10 by those having skill in the art that a P-channel short channel Fermi-FET may be obtained by reversing the conductivities of the N and P regions. As shown in Figure 4, Fermi-tub 22" extends a first depth (Y_f+Y_0) from the substrate surface 21a. The spaced-apart
 15 source and drain regions 23 and 24 respectively are located in the tub region, as shown by regions 23a and 24a. However, the source and drain regions 23 and 24 respectively also extend from the substrate surface 21a to beyond the tub depth. Source and drain regions 23
 20 and 24 also extend laterally in a direction along substrate surface 21a, to beyond the tub region.

The channel depth Y_f and the tub depth from the channel Y_0 are selected to minimize the static electric field perpendicular to the substrate surface
 25 in the channel 36 from the substrate surface to the depth Y_f when the gate electrode is at threshold potential. As already described, these depths are also preferably selected to produce a threshold voltage for the field effect transistor which is twice the Fermi

-28-

- potential of the semiconductor substrate 21. These depths are also selected to allow carriers of the second conductivity type to flow from the source region to the drain region in the channel region, extending 5 from the depth Y_f toward the substrate surface 21a upon application of voltage to the gate electrode beyond the threshold voltage of the field effect transistor. Carriers flow within the channel region from the source region to the drain region underneath the substrate 10 surface without creating an inversion layer in the channel. Accordingly, while not optimum, the device of Figure 4 can still produce saturation currents far higher than traditional MOSFET transistors, with significant reductions in off-state gate capacitance. 15 Drain capacitance becomes similar to standard MOSFET devices.

It will be understood that in Figure 4, the source and drain regions extend beyond the tub region in the depth direction orthogonal to substrate face 20 21a, and also in the lateral direction parallel to substrate face 21a. However, in order to decrease the parasitic sidewall capacitance, the tub 22" preferably extends laterally beyond the source and drain regions, so that the source and drain regions only project 25 through the tub in the depth direction.

Referring now to Figure 5, a second embodiment of a short channel Fermi-FET according to Application Serial No. 08/505,085 the present invention is illustrated. Transistor 20''' is similar to 30 transistor 20" of Figure 4 except that source and drain extension regions 23b and 24b respectively are provided in the substrate 21 at the substrate face 21a adjacent the source region and drain regions 23' and 24' respectively, extending into channel 36.

As shown in Figure 5, source and drain 35 extension regions 23b and 24b respectively are heavily doped (N^{++}), at approximately the same doping

-29-

concentration as source and drain regions 23' and 24'. It will be understood that the extensions 23b and 24b are not lightly doped as are lightly doped drain structures of conventional MOSFET devices. Rather, 5 they are doped at the same doping concentration as the source and drain region, and are preferably as highly doped as practical in order to reduce leakage and improve saturation current.

The source and drain extension regions 23b 10 and 24b reduce drain voltage sensitivity due to the charge sharing described above. Unfortunately, the device of Figure 5 will generally not display as low a capacitance as the fully enclosed source and drain regions of Figures 1 and 2. It will be understood by 15 those having skill in the art that in order to preserve the dimensions of the source/drain extension regions 23b and 24b, a heavy, slow moving dopant such as arsenic or indium is preferably used for the source and drain extension regions rather than a lighter, faster 20 moving element which is typically used for the source and drain regions themselves.

Short Channel Fermi-FET Including Drain Field Termination

The architecture of short channel Fermi-threshold field effect transistors including drain 25 field termination regions, also referred to herein as Vinal-FETs, according to the present invention, will now be described. It will be understood by those having skill in the art that P-channel Vinal-FETs may be obtained by reversing the conductivity of the N- and 30 P-regions.

Figures 6 and 7 illustrate first and second embodiments of a Vinal-FET respectively. As shown in Figure 6, Vinal-FET 60 includes a semiconductor substrate 21 of first conductivity type, here P-type. 35 It will be understood by those having skill in the art that semiconductor substrate 21 may also include one or

- 30 -

more epitaxial layers formed on a bulk semiconductor material so that the substrate surface 21a may actually be the outer surface of an epitaxial layer rather than the outer surface of bulk semiconductor material.

- 5 Still referring to Figure 6, a first tub region 62 of second conductivity type (here N-type) is formed on the substrate 21 at surface 21a and extending into the substrate a first depth Y_1 from the substrate surface 21a. A second tub region 64 of the first
- 10 conductivity type, here P-type, is included in the first tub region 62. Second tub region 64 extends into the substrate a second depth Y_2 from substrate surface 21a, with the second depth Y_2 being less than a first depth Y_1 . The second tub region 64 in the first tub
- 15 region 62 may also extend laterally beyond first tub region 62. Second tub region 64 forms a Drain Field Terminating (DFT) region as will be described below. A third tub region 66 of the second conductivity type, here N-type, is included in the second tub region 64.
- 20 The third tub 66 extends into the substrate 21 a third depth Y_3 from the substrate surface wherein the third depth Y_3 is less than the second depth. Third tub 66 is preferably formed in an epitaxial layer as will be described below.
- 25 Still referring to Figure 6, spaced apart source and drain regions 23 and 24 respectively, of the second conductivity type (here N+), are formed in the first tub region 62 and extend into the substrate a fourth depth Y_4 from the substrate surface 21a. As
- 30 shown in Figure 6, the fourth depth Y_4 is greater than the third depth Y_3 . As shown in Figure 6, fourth depth Y_4 is also greater than the second depth Y_2 , but is less than the first depth Y_1 . Accordingly, the source and drain diffusions 23 and 24 respectively, extend through
- 35 the third and second tubs 66 and 64 respectively, and into the first tub 62. In a second embodiment of a Vinal-FET 60' as shown in Figure 7, the fourth depth Y_4

-31-

is greater than the third depth Y_1 but is less than the second depth Y_2 , so that the source and drain regions extend through the third tub 66 and into the second tub 64, but do not extend into the first tub 62.

5 Vinal-FET transistors 60 and 60' of Figures 6 and 7 respectively, also include a gate insulating layer 26 and a gate electrode including polycrystalline silicon layer 28 of the first conductivity type, here P-type. Source, gate and drain contacts 31, 29 and 32
10 are also included as already described. A substrate contact 34 is also included. The substrate contact is shown opposite surface 21a but it may also be formed adjacent surface 21a as in previous embodiments.

The Vinal-FETs 60 and 60' of Figures 6 and 7
15 may also be described from the perspective of the layers in the substrate 21 which extend between the source and drain regions 24. When viewed in this regard, third tub 66 produces a first layer 66a of a second conductivity type in the substrate at the
20 substrate surface which extends from the source region 23 to the drain region 24 and also extends into the substrate a first depth Y_1 from the substrate surface. Second tub 64 produces a second layer 64a of the first conductivity type in the substrate which extends from
25 the source region 23 to the drain region 24 and extends into the substrate from the first depth Y_1 to a second depth Y_2 from the substrate surface. Second layer 64a acts as Drain Field Terminating means as described below. First tub 62 produces a third layer 62a of the
30 second conductivity type in the substrate which extends from the source region to the drain region and extends into the substrate from the second depth Y_2 to a third depth Y_3 from the substrate surface.

When viewed in this manner, in the embodiment
35 of Figure 6, the third layer 62a also extends from the source bottom 23a to the drain bottom 24a as indicated by regions 62b. In the embodiment of Figure 7, the

-32-

second and third layers 64a and 62a respectively, both extend from the source bottom 23a to the drain bottom 24a as shown at regions 64b and 62b respectively.

- The Vinal-FET of Figures 6 and 7 may also be
- 5 regarded as a Tub-FET which includes a counterdoped buried tub 64 within the original tub. Still alternatively, the Vinal-FET may be viewed as a Tub-FET which includes a buried layer of first conductivity type 64a beneath the channel region 66a. As will be
- 10 described in detail below, second tub 64 including second layer 64a acts as Drain Field Terminating (DFT) means to shield the source region by preventing the applied drain bias from causing carriers to be injected from the source region into or below the channel
- 15 region. Accordingly, second tub 64 and second layer 64a may also be referred to as a Drain Field Termination (DFT) region.

Operation of the Vinal-FET

- Operation of the Vinal-FET transistors 60 and 20 60' of Figures 6 and 7 will now be described. The Vinal-FET prevents excessive Drain Induced Barrier Lowering (DIBL), while still allowing low vertical field in the channel, similar to a Fermi-FET. In addition, the Vinal-FET permits much higher carrier
- 25 mobility, and also may reduce source and drain junction capacitance. A Vinal-FET may be visualized as a very thin, very low alpha value Fermi-FET transistor which also allows reasonable source and drain depths without parasitic high capacitance.
- 30 Vinal-FET devices include a Drain Field Termination (DFT) region in the form of second tub 64 or second layer 64a. The DFT region acts as a shield for the source region 23 (particularly for the structure of Figure 7), reducing and preferably 35 preventing carrier injection from the source region into or below the channel region, corresponding to

-33-

first layer 66a, as a result of applied bias to drain contact 32.

The first tub 62 defines the bottom edge of the DFT region (depth Y₂) and helps to moderate the effect of the extra dopant in the DFT region that might otherwise cause increased device threshold. The first tub 62 may also significantly lower the capacitance associated with the source and drain regions. This capacitance is present in both the source and drain regions of the transistor 60 of Figure 6. In transistors 60' of Figure 7, the initial (zero applied voltage) source capacitance is set by the source:DFT region (23:64b) junction, but as the source potential increases, the remaining DFT dopant atoms are depleted in the region below the source region causing a rapid drop in the junction capacitance.

Drain induced carrier injection has caused short channel Fermi-FET devices to depart from the ideal condition as channels become shorter. As already described, in order to reduce unwanted leakage in a Fermi-FET, the tub region was thinned and/or the substrate doping level was increased, which may also raise the transistor's threshold.

Continued miniaturization below one-half micron in channel length led to the need for lower operating voltages, but the smaller separation between the source and drain regions still generally increased the strength of the drain field at the source diffusion. The lower operating voltages reduced the available overhead for threshold voltage, which may cause even short channel Fermi-FETs to begin to suffer performance loss due either to high threshold or high leakage.

In contrast, Vinal-FETs of the present invention provide a low vertical field, low threshold Fermi-FET type region created from the first layer 66a and the second (DFT) region 64a between the source and

-34-

drain regions. The DFT region is deep enough to reduce and preferably prevent leakage between the source and drain diffusions. The DFT region is preferably constructed such that the region between the source and 5 drain regions is not fully depleted under normal operating conditions. The undepleted dopant atoms act as drain field termination sites, reducing and preferably preventing the drain field from reaching the source electrode.

10 Figure 8 graphically illustrates a net doping profile for the Vinal-FETs of Figures 6 and 7 along the line 8-8' normal to the substrate surface 21a between the source and drain. Figure 8 also graphically illustrates the distribution of the individual dopant 15 elements (Boron and Phosphorous) which can be used to create the net doping profile. Figures 9A and 9B graphically illustrate the net doping profile normal to the substrate surface along the lines 9A-9A' and 9B-9B' respectively, within the source or drain region.
20 Figure 9A graphically illustrates the net doping profile for the Vinal-FET 60 of Figure 7 and Figure 9B illustrates the net doping profile of the Vinal-FET 60' of Figure 6.

It can be shown that for extremely short 25 devices, a thin third tub 62 allows lower leakage and/or lower threshold. Therefore, initial Vinal-FET devices were simulated using $0.25\mu\text{m}$ drawn channel length, 60\AA gate oxides and maximum drain voltages of 2.5 Volts.

30 Figure 10 illustrates a cross-section of a Vinal-FET from a PISCES2 simulation. Figure 10 illustrates areas of the substrate which are depleted of mobile carriers. Electrons and holes greater than $1 \times 10^{10}/\text{cm}^3$ are shown. The location of the contacts are 35 also shown. The conditions for the simulation are $V_s = V_b = V_g = 0$ Volts and $V_d = 2.5$ Volts where V_s , V_b , V_g and V_d

-35-

are the source, substrate, gate and drain voltages respectively.

Figure 10 shows the undepleted silicon for an N-Channel the Vinal-FET of Figure 7. The Vinal-FET 60' 5 of Figure 7 has the potential for lowered leakage at a given linewidth and threshold voltage compared to the Vinal-FET 60 of Figure 6. A penalty for this improved performance may be slightly higher drain capacitance due to the source:DFT junction which has a much thinner 10 depletion region than in a device according to Figure 6. In Figure 10, the source electrode is on the left-hand side. The source, gate, and substrate electrodes are at zero volts; the drain electrode is at 2.5 volts. The transistor is in the "off" state. The hatched 15 areas in the cross-section drawing correspond to regions where the free hole concentration is greater than 1×10^{10} holes/cm³. The areas shaded with dots correspond to regions where the electron concentration is greater than $1 \times 10^{10}/\text{cm}^3$. Therefore, the regions with 20 no shading are assumed to be fully depleted of mobile charges, i.e. the carrier concentrations are below the intrinsic level $n_i = 1.45 \times 10^{10}/\text{cm}^3$. The P-N junctions are depicted as dashed lines. There are three in Figure 10.

As shown in Figure 10, even though the doping 25 of the channel region matches that of the source and drain regions, the doping and spacing of the DFT structure is such that the area between the source and drain regions contains an excess of free holes. This 30 supplies needed free carriers to act as field termination sites in the channel volume, greatly reducing the number of carriers injected from the source region which would produce elevated leakage. Also note the depleted region under the drain region. 35 The first tub structure 62 greatly enhances the overall depletion width, significantly lowering junction capacitance.

-36-

Figure 11 is identical to Figure 10 except that the bias on the gate electrode is approximately at the threshold potential (about 0.550 Volts). Figure 11 illustrates electrons greater than $1 \times 10^{13}/\text{cm}^3$ and holes greater than $1 \times 10^{10}/\text{cm}^3$. Under these conditions, a channel region has just formed near the third-Tub:DFT junction. The shaded region in the third Tub between the source and drain diffusion depicts roughly neutral silicon. The carriers in this region are under the influence of the applied drain bias only. Figure 12 is also similar to Figure 9 except for the gate bias on the gate electrode which is set to $V_g=2.5$ Volts. Electrons greater than $1 \times 10^{15}/\text{cm}^3$ and holes greater than $1 \times 10^{10}/\text{cm}^3$ are shown. This figure depicts the transistor in saturation. The majority of the channel region contains an excess of carriers which have been injected from the source region. These conduction carriers are under the influence of both the applied drain bias and the portion of the gate bias above threshold (V_g-V_t).

The doping in the DFT region 64a preferably includes three terms. First, the DFT preferably supplies exactly enough minority charge to fully deplete the channel region 66a above it. This charge is:

$$N_{cdep} = \bar{N}_c Y_1 \quad (5)$$

Where \bar{N}_c is the average doping in the channel region. Y_1 is the channel depth. There is another constraint however: There should preferably be sufficient charge to allow full depletion of the source and drain regions. Each region will deplete a volume of the DFT as:

-37-

$$W_{DFT} = \sqrt{\frac{2\epsilon_s N^+ \Phi_b + V_a}{qN_{DFT}(N_{DFT} + N^+)}} \quad \text{where } \Phi_b = \frac{kT}{q} \ln\left(\frac{N^+}{N_{DFT}}\right) \quad (6)$$

N_{DFT} and N^+ are the doping of the DFT region 64a and the source and drain regions 23 and 24 respectively, and V_a is the voltage applied to the diffusion (either source or drain) relative to the substrate. Assuming the

5 charge required in Equation (5) can be shown to be small compared to what is required to satisfy the junction formed by the diffusion at maximum potential, an approximate minimum N_{DFT} may be assumed as that concentration that would consume approximately 40% of
10 the available width (L_{eff}).

Setting W_{DFT} in Equation (6) to $0.4 * L_{eff}$ and setting V_a to V_d , Equation (6) can be solved for N_{DFT} :

$$N_{DFT} = \frac{2\epsilon_s (\Phi_b + V_d)}{q(0.4L_{eff})^2} \quad (7)$$

Equation (7) describes the preferred minimum requirement for the doping level of the DFT structure between the source and drain diffusions from the depth Y_1 to approximately 150% of Y_1 . PISCES2 simulations have shown very low leakage devices when the depth corresponding to the maximum doping level of the DFT structure is at approximately Y_2 . Source and drain 15 capacitance preferably may be optimized by setting the profile of the bottom portion of the DFT structure (from depth $1.5Y_1$ to Y_2) and the density and width of the first tub structure such that the depletion under the source and drain diffusions fully depletes the 20 remaining DFT charge and the additional diffusion potential begins to terminate on the substrate charge below the bottom tub at approximately 0.5 Volts.
25

Figure 13 depicts preferred doping for the top part of the DFT structure per Equation (7).

-38-

Channel lengths of $0.2\mu m$ to $0.6\mu m$ with operating voltages of 2 to 5 volts are illustrated, and show good agreement with the results of SUPREM4 and PISCES2 simulations.

5 The first tub 62 extends from depth Y_2 to depth Y_1 , and is similar to the third tub 66 in that it should be designed to be depleted by the DFT region. Increasing the width of the first tub 62 has a positive effect on junction capacitance, but it will now be
 10 shown that a maximum desirable depth is preferably reached. Wider first tubs 66 eventually move the lower junction sufficiently far from the bottoms 23a and 24a of the source and drain regions 23 and 24 respectively, such that the substrate 21 no longer falls within the
 15 depletion region produced by applied bias on the source and drain electrodes. Additionally, if the first tub concentration reaches a point where the depletion due to the substrate 21 and DFT region 64a no longer fully deplete all majority carriers in the first tub, the
 20 transistor may have high leakage levels, poor substrate coupling, and may be prone to latch-up.

Accordingly, a useful thickness target for the first tub 62, arrived at empirically, is approximately the same thickness as the second (DFT) layer 64a. This thickness allows more than complete depletion by the substrate and the lower edge of the DFT structure.

As can be seen in Figure 10, the thickness and doping density of the first tub is preferably
 30 adjusted such that the sum of the depleted width due to the DFT:first tub junction:

$$W_{DFT:FT} = \sqrt{\frac{2kT\epsilon_s N_{DFT} \ln\left(\frac{N_{DFT}}{N_{FT}}\right)}{q^2 N_{FT} (N_{FT} + N_{DFT})}} \quad (8)$$

-39-

(where N_{DFT} and N_{FT} represent the average doping density in the DFT layer 64a and the first tub 62 respectively) and the depleted width due to the first tub:substrate junction:

$$W_{Sub:FT} = \sqrt{\frac{2kT\epsilon_s N_{Sub} \ln\left(\frac{N_{Sub}}{N_{FT}}\right)}{q^2 N_{FT} (N_{FT} + N_{Sub})}} \quad (9)$$

5 is greater than the total first tub width. This causes the region that is chemically N-type (in the N-Channel version of the Vinal-FET) to be normally occupied by an excess of minority carriers (holes for the N-Channel variant). The region will behave electrically as if it
 10 were P-type causing a smooth capacitance curve as shown in Figure 14. This avoids parasitic latch-up due to the extra junction in the tub region and improves the voltage drop of the source and drain diffusions.

It should be noted that although the
 15 junctions involved are abrupt, they are generally not "step" junctions. Therefore, the total depletion width is split at each junction according to:

$$N_d x_n = N_a x_p \quad (10)$$

where N_a and N_d are the acceptor and donor concentrations in the P-type and N-type sides of the
 20 junction. x_p and x_n are the widths of the depletion region on the P-type and N-type sides of the junction respectively. Setting the first tub width to 75% of the sum of the depleted widths produced by the DFT:first tub junction and the substrate:first tub
 25 junction on the first tub side of the junctions only according to Equation (10). Equations (8), (9) and (10) and the 75% thickness assumption can then be combined and reordered to define a maximum first tub width versus N_{DFT} , N_{FT} and substrate doping level N_{Sub} :

- 40 -

$$Y_3 - Y_2 = \frac{0.75}{N_{FT}} \times \left(\sqrt{\frac{4kT\epsilon_s(N_{DFT} + N_{FT})}{q^2 N_{DFT} N_{FT}}} \ln\left(\frac{N_{DFT} N_{FT}}{n_i^2}\right)} \cdot \sqrt{\frac{4kT\epsilon_s(N_{sub} + N_{FT})}{q^2 N_{sub} N_{FT}}} \ln\left(\frac{N_{sub} N_{FT}}{n_i^2}\right) \right) \quad (11)$$

It will be understood by those having skill in the art that Equation (11) preferably defines a starting point for analysis using a device simulator such as PISCES2 to adjust the thickness and doping levels of the first 5 tub to achieve desired capacitance and leakage characteristics.

Vinal-FET Fabrication Processes

Referring now to Figures 15A-15E, a preferred process for forming Vinal-FET transistors 60 of Figure 10 6 will be described. It will be understood that the Vinal-FET of Figure 7 may be provided by reducing the implant depth of the source and drain regions. Complementary transistors may be formed by reversing conductivity types.

15 In general, the methods include the steps of forming in a semiconductor substrate of first conductivity type, a first tub of second conductivity type and a second tub of the first conductivity type in the first tub. A layer of second conductivity type is 20 epitaxially formed (in situ doped or subsequently doped second conductivity type) on the semiconductor substrate adjacent the first and second tubs. Spaced apart source and drain regions of second conductivity type are then formed in the epitaxial layer and in the 25 second tub. They may also extend into the first tub.

Referring now to Figure 15A, a fabrication process begins with an N-type or P-type substrate and includes a conventional implant of a P-well 70 using mask 72. Referring to Figure 15B, a conventional 30 screen oxidation is performed to form screen oxide 74 and an ion implant of the first tub 62 and of the second (DFT) tub 64 within first tub 62 is performed.

-41-

Conventional implants of ions of the first and second conductivity types are used. The second tub may be implanted before the first tub. An activation anneal is then performed.

5 Referring now to Figure 15C, screen oxide 74 is removed and an epitaxial deposition of epitaxial layer 76 is performed. Then, in Figure 15D, third tub 66 is implanted into layer 76 using ions of second conductivity type. A masked or an unmasked implant may
10 be used. It will also be understood that *in situ* doping of layer 76 may be used during epitaxial deposition to thereby simultaneously dope the epitaxial layer the second conductivity type while epitaxially depositing the second layer.

15 Then, in Figure 15E, the gate oxide 26 is formed and the polysilicon gate 28 is formed and doped using conventional methods. The source and drain regions 23 and 24 are then implanted using polysilicon gate 28 as a mask. Source, drain and substrate
20 contacts are then provided to form the transistor 60 of Figure 6.

An important aspect of the process illustrated in Figures 15A-15E is the utilization of a thin epitaxial layer of silicon 76 to form the third
25 tub 66. Those skilled in the art will recognize that very similar vertical profiles may be obtained without the expense or complexity of epitaxy, and workable Vinal-FET devices may be constructed in this manner. However, epitaxy is preferably used in order to
30 maximize the conduction carrier mobility in the channel region 66a.

As in traditional Fermi-FET devices, and to a lesser extent "buried channel" FET transistors, the lowered vertical field of the Vinal-FET reduces the
35 effective mobility loss by conduction carriers at the silicon surface. The Fermi-FET and Vinal-FET improve the effective mobility still further by having the

- 42 -

conduction carriers flow in an area where they are the majority carrier type and the net doping concentration is lower than a conventional MOSFET. The Vinal-FET can further improve effective mobility by eliminating the

- 5 need to counterdope the channel region 66a.

Net carrier mobility is generally a result of several different mechanisms including phonon scattering, lattice defects, surface roughness, and total impurity concentration. A conduction carrier 10 flowing between the source and drain regions of a field effect device will experience collisions of several different types, each with a probability set by various architectural details of the device and applied voltages. Each mechanism will have an average time 15 between scattering events, τ . The total probability of a collision occurring during a time interval is then the combination of each individual scattering mechanism probability:

$$\frac{dt}{\tau_r} = \sum_i \frac{dt}{\tau_i} \quad (12)$$

where i represents each individual scattering 20 mechanism. Therefore the total average time between scattering events is smaller than the smallest of the individual probabilities due to the constituent causes. Mobility can be related to the probability of scattering by:

$$\mu = \frac{q}{m} \cdot \tau \quad (13)$$

- 25 Thus, the total mobility is related to the mobility associated with each individual scattering mechanism as:

-43-

$$\frac{1}{\mu} = \sum_i \frac{1}{\mu_i} \quad (14)$$

As noted with the scattering lifetimes, the total carrier mobility is smaller than the smallest of the individual mobilities due to the constituent causes. When one of the individual mechanism mobilities becomes 5 small compared to the others, it then becomes the dominant mechanism and reduces the relative contribution of the others.

In current sub-micron devices, the scattering due to dopant atoms has become such a dominant 10 mechanism. Extreme short channel transistors have reached the point where the doping level in the channel, required to allow device turn off, has become the limiting factor. Figure 16 depicts the carrier (electron and hole) mobility in silicon at 300°C as a 15 function of the total impurity concentration of the three main dopant elements, from "Device Electronics for Integrated Circuits, Second Edition" by Richard S. Muller and Theodore I. Kamins, p. 33, (1986). In surface channel MOSFET devices, with channel lengths of 20 0.25μm, it is common to see total channel doping above 2x10¹⁸ cm⁻³. This leads to a substantial loss in performance compared to lower concentrations used for longer devices.

Referring again to Figure 11, the mobility μ 25 associated with a channel doping of 2x10¹⁸ cm⁻³ is 235cm²/V·sec. N-channel Vinal-FET transistors with channel lengths in the deep sub-micron range would require a net N-type dopant concentration of 5.0x10¹⁶ to 30 2.0x10¹⁷ in the third tub region where conduction takes place. Using ion implantation to form the third tub would typically require counterdoping the DFT layer (about 4x10¹⁷ P-type) to the net N-type level above. Neglecting non-doping related causes and assuming tub doping is set to 5.0x10¹⁶, the net channel mobility

-44-

obtained from Figure 13 assuming the P dopant was 4×10^{17} and the N dopant = 4.5×10^{17} (counterdoped + 5.0×10^{16}) would be $320 \text{cm}^2/\text{V}\cdot\text{sec}$. This mobility is better than the MOSFET above, but better performance is possible. In 5 particular, utilizing the process described in Figure 15A-15E, the P-type doping in the DFT region 64a has negligible presence in the third epitaxially formed tub 66, allowing the net and total doping in the third tub region to be 5.0×10^{16} . Thus, the mobility is greatly 10 increased to $900 \text{cm}^2/\text{V}\cdot\text{sec}$.

High Performance MOSFETs

Drain field termination regions of the Vinal-FET may also be applied to a conventional MOSFET design with a counterdoped channel. Figures 17 and 18 15 illustrate two embodiments of conventional MOSFET embodying a second (DFT) tub 64 and first tub 62. Figures 17 and 18 may also be viewed as a Vinal-FET with the third tub 66 missing. Alternatively, Figures 17 and 18 may be viewed as conventional MOSFETs with an 20 added first tub 62. Although not generally performing as well as a Vinal-FET, improved performance for short channel MOSFETs may be obtained with the structures of Figures 17 and 18.

Summary of Design Criteria for Vinal-FET

25 The following provides a summary of the design criteria for a Vinal-FET according to the invention. As the equations utilized herein assumed constant dopant profiles and completely abrupt transistors, simulations and/or empirical data are 30 preferably used to optimize the device:
Y₃ - Y₂: The vertical extent of the first tub region, defined explicitly in Equation 11 as a function of DFT, substrate, and first tub doping densities.
Y₂ - Y₁: The vertical extent of the DFT region. Wide 35 latitude is possible for this parameter with little

-45-

effect on transistor performance. A useful starting point for optimization is 150% of the value of Y_1 .

Y_1 : The vertical extent of the second tub region. Also subject to wide possible variations, with smaller numbers generally required for higher operating voltages (V_d) or narrower channels (L_{eff}). A useful starting point for optimization is:

$$Y_1 = \frac{5.5(L_{eff})}{\sqrt{V_{d\ max}}} \quad (15)$$

N_{DFT} : The average doping concentration of the DFT region is a function of the maximum drain voltage,

10 defined in Equation (7) as a function of the effective channel length L_{eff} .

N_{FT} : The average doping concentration of the first tub region is a function of N_{DFT} and N_{sub} , the substrate concentration, defined in Equation (11).

15 N_{TT} : The average doping concentration of the third tub region or "Fermi-tub" is generally set to 1×10^{16} for long channel ($> 1\mu m$) and is generally increased as the channel is shortened. For example, at $0.25\mu m$, N_{TT} is approximately 1×10^{17} . Simulations of leakage current
20 may be utilized to "tune" this concentration for leakage.

N_{poly} : Polysilicon doping generally plays a weak role in the threshold voltage, but for reasons of process stability and complexity, it is usually left at $\approx 1 \times 10^{20}$.

25 Table of Variables Used

C_g : Gate Capacitance; dQ/dV of the gate electrode.

Y_f : Depth of the Conduction Channel; region under the gate oxide where conduction carriers flow between the source and drain when the transistor is fully on.

30 β : Carrier depth factor; a mathematical coefficient that relates Y_f to the average carrier depth.

-46-

- ϵ_s : Permittivity of substrate.
- ϵ_i : Permittivity of the insulating dielectric between the polysilicon gate electrode and the substrate.
- T_{ox} : Thickness of the insulating dielectric between the polysilicon gate electrode and the substrate.
- 5 Z: Width of an FET transistor normal to a line from the source to the drain.
- Y_o : The depth of the Fermi-tub. The distance from the substrate surface, under the gate electrode, to the metallurgical junction formed between the Fermi-tub and the well.
- 10 Y_1 : The distance normal to the silicon surface from the substrate surface, under the gate electrode midway between the source and drain diffusions, to the metallurgical junction formed between the second Fermi-tub (surface layer of second conductivity type) and the DFT Region.
- 15 Y_2 : The distance normal to the substrate surface from the substrate surface, under the gate electrode, to the metallurgical junction formed between the first Fermi-tub (bottom layer of second conductivity type) and the DFT Region.
- 20 Y_3 : The distance normal to the substrate surface from the substrate surface, under the gate electrode, to the metallurgical junction formed between the first Fermi-tub (bottom layer of second conductivity type) and the well region or substrate.
- 25 N_{DFT} : The average doping level in the Drain Field Termination (DFT) region, also referred to as (N_{64}).
- 30 N_{FT} : The average doping level in the first tub region ($62a$ in Figures 6 or 7), also referred to as (N_{62}).
- 35 V_a : Voltage applied to an arbitrary source or drain terminal in the transistor.

-47-

V_a V_d V_g V_s : Voltage applied to the source, drain, gate, or substrate respectively.

ϕ_b : The built-in potential of a pn junction (see Equation (6)).

5 $W_{DFT:FT}$: The vertical extent of the depletion region formed by the pn junction where the DFT region (64a) and the first tub region (62a) meet.

10 $W_{FT:sub}$: The vertical extent of the depletion region formed by the pn junction where the substrate (21) and the first tub region (62a) meet.

L_{eff} : The shortest distance parallel to the substrate surface, from the edge of the source to the edge of the drain diffusions. Same as L66a.

15 L_o : The width of the polysilicon gate electrode measured parallel to the direction of current flow. Same as L2.

In the drawings and specification, there have been disclosed typical preferred embodiments of the 20 invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.

-48-

THAT WHICH IS CLAIMED:

1. A field effect transistor comprising:
a semiconductor substrate of first conductivity type;
a first tub region of second conductivity
5 type in said substrate at a surface thereof, extending into said substrate to a first depth from said substrate surface;
a second tub region of said first conductivity type in said first tub region, extending
10 into said substrate to a second depth from said substrate surface, wherein said second depth is less than said first depth;
a third tub region of said second conductivity type in said second tub region, extending
15 into said substrate to a third depth from said substrate surface, wherein said third depth is less than said second depth;
spaced apart source and drain regions of said second conductivity type in said first tub region,
20 extending into said substrate to a fourth depth from said substrate surface, wherein said fourth depth is greater than said third depth;
a gate insulating layer on said substrate surface, between said spaced apart source and drain
25 regions; and
source, drain and gate electrodes contacting said source and drain regions and said gate insulating layer, respectively.
2. A field effect transistor according to
30 Claim 1 wherein said fourth depth is also greater than said second depth.
3. A field effect transistor according to
Claim 1 wherein said fourth depth is also less than said first depth.

-49-

4. A field effect transistor according to
Claim 2 wherein said fourth depth is also less than
said first depth.

5. A field effect transistor according to
Claim 1 wherein said gate electrode includes a
polycrystalline silicon layer of said first
conductivity type.

6. A field effect transistor comprising:
a semiconductor substrate of first
conductivity type;
spaced apart source and drain regions of
second conductivity type in said substrate at a surface
thereof;
a first layer of said second conductivity
type in said substrate at said substrate surface,
extending from said source region to said drain region
and extending into said substrate to a first depth from
said substrate surface;
a second layer of said first conductivity
type in said substrate, extending from said source
region to said drain region and extending into said
substrate from said first depth to a second depth from
said substrate surface;
a third layer of said second conductivity
type in said substrate, extending from said source
region to said drain region and extending into said
substrate from said second depth to a third depth from
said substrate surface;
a gate insulating layer on said substrate
surface, between said spaced apart source and drain
regions; and
source, drain and gate electrodes contacting
said source and drain regions and said gate insulating
layer, respectively.

-50-

7. A field effect transistor according to
Claim 6 wherein said source and drain regions include
source and drain bottoms in said semiconductor
substrate, and wherein said second and third layers
5 extend from said source bottom to said drain bottom.

8. A field effect transistor according to
Claim 6 wherein said source and drain regions include
source and drain bottoms in said semiconductor
substrate, and wherein said third layer extends from
10 said source bottom to said drain bottom.

9. A field effect transistor according to
Claim 6 wherein said gate electrode includes a
polycrystalline silicon layer of said first
conductivity type.

15 10. A field effect transistor comprising:
a semiconductor substrate of first
conductivity type;
a tub region of second conductivity type in
said substrate at a surface thereof;
20 spaced apart source and drain regions of said
second conductivity type in said tub region at said
substrate surface;
a buried region of said first conductivity
type in said tub region and extending beneath said
25 substrate surface from said source region to said drain
region;
a gate insulating layer on said substrate
surface, between said spaced apart source and drain
regions; and
30 source, drain and gate electrodes contacting
said source and drain regions and said gate insulating
layer, respectively.

-51-

11. A field effect transistor according to
Claim 10 wherein said source and drain regions include
source and drain bottoms in said semiconductor
substrate, and wherein said buried region further
5 extends from said source bottom to said drain bottom.

12. A field effect transistor according to
Claim 10 wherein said gate electrode includes a
polycrystalline silicon layer of said first
conductivity type.

10 13. A field effect transistor comprising:
 a semiconductor substrate of first
 conductivity type;
 spaced apart source and drain regions of
 second conductivity type in said substrate at a surface
15 thereof;
 a first layer of said second conductivity
 type in said substrate at said substrate surface,
 extending from said source region to said drain region;
 a buried second layer of said first
20 conductivity type in said first layer, extending
 beneath said substrate surface from said source region
 to said drain region;
 a gate insulating layer on said substrate
 surface, between said spaced apart source and drain
25 regions; and
 source, drain and gate electrodes contacting
 said source and drain regions and said gate insulating
 layer, respectively.

14. A field effect transistor according to
30 Claim 13 wherein said source and drain regions include
source and drain bottoms in said substrate, and wherein
said first layer further extends from said source
bottom to said drain bottom.

-52-

15. A field effect transistor according to
Claim 13 wherein said source and drain regions include
source and drain bottoms in said substrate, and wherein
said first layer and said buried second layer both
5 extend from said source bottom to said drain bottom.

16. A field effect transistor according to
Claim 13 wherein said gate electrode includes a
polycrystalline silicon layer of said first
conductivity type.

10 17. A field effect transistor comprising:
 a semiconductor substrate of first
conductivity type;
 a tub region of second conductivity type in
said substrate at a surface thereof;
15 spaced apart source and drain regions of said
second conductivity type in said substrate at said
substrate surface;
 drain field terminating means in said tub
region between said source and drain regions for
20 reducing injection of carriers from said source region
into said tub region as a result of drain bias;
 a gate insulating layer on said substrate
surface, between said spaced apart source and drain
regions; and
25 source, drain and gate electrodes contacting
said source and drain regions and said gate insulating
layer, respectively.

18. A field effect transistor according to
Claim 17 wherein said gate electrode includes a
30 polycrystalline silicon layer of said first
conductivity type.

-53-

19. A field effect transistor comprising:
a semiconductor substrate of first
conductivity type;
spaced apart source and drain regions of said
5 second conductivity type in said substrate at said
substrate surface;
a layer of said second conductivity type in
said substrate at said substrate surface, extending
from said source region to said drain region;
10 drain field terminating means in said layer
between said source and drain regions for reducing
injection of carriers from said source region into said
layer as a result of drain bias;
a gate insulating layer on said substrate
15 surface, between said spaced apart source and drain
regions; and
source, drain and gate electrodes contacting
said source and drain regions and said gate insulating
layer, respectively.
20. 20.. A field effect transistor according to
Claim 19 wherein said gate electrode includes a
polycrystalline silicon layer of said first
conductivity type.
21. A field effect transistor comprising:
25 a semiconductor substrate of first
conductivity type;
a first tub region of second conductivity
type in said substrate at a surface thereof, extending
into said substrate to a first depth from said
30 substrate surface;
a second tub region of said first
conductivity type in said first tub region, extending
into said substrate to a second depth from said
substrate surface, wherein said second depth is less
35 than said first depth;

-54-

spaced apart source and drain regions of said second conductivity type in said first tub region, extending into said substrate to a third depth from said substrate surface, wherein said third depth is
5 less than said first depth;

a gate insulating layer on said substrate surface, between said spaced apart source and drain regions; and

10 source, drain and gate electrodes contacting said source and drain regions and said gate insulating layer, respectively.

22. A field effect transistor according to Claim 21 wherein said third depth is also less than said second depth.

15 23. A field effect transistor according to Claim 21 wherein said gate electrode includes a polycrystalline silicon layer of said first conductivity type.

20 24. A field effect transistor comprising:
a semiconductor substrate of first conductivity type;
spaced apart source and drain regions of second conductivity type in said substrate at a surface thereof;

25 a first layer of said first conductivity type in said substrate at said substrate surface, extending from said source region to said drain region and extending into said substrate to a first depth from said substrate surface;

30 a second layer of said second conductivity type in said substrate, extending from said source region to said drain region and extending into said substrate from said first depth to a second depth from said substrate surface;

-55-

a gate insulating layer on said substrate surface, between said spaced apart source and drain regions; and

source, drain and gate electrodes contacting
5 said source and drain regions and said gate insulating layer, respectively.

25. A field effect transistor according to
Claim 24 wherein said source and drain regions include
source and drain bottoms in said semiconductor
10 substrate, and wherein said first and second layers
extend from said source bottom to said drain bottom.

26. A field effect transistor according to
Claim 24 wherein said source and drain regions define
source and drain bottoms in said semiconductor
15 substrate, and wherein said second layer extends from
said source bottom to said drain bottom.

27. A field effect transistor according to
Claim 25 wherein said gate electrode includes a
polycrystalline silicon layer of said first
20 conductivity type.

28. A method of fabricating a field effect
transistor, comprising the steps of:

forming in a semiconductor substrate of first
conductivity type, a first tub of second conductivity
25 type and a second tub of said first conductivity type
in said first tub;

epitaxially forming a layer of second
conductivity type on said semiconductor substrate
adjacent said first and second tubs; and

30 forming spaced apart source and drain regions
of said second conductivity type in said layer of said
second conductivity type and in said second tub.

-56-

29. A method according to Claim 28 wherein said step of forming a first tub and a second tub comprises the steps of:

5 implanting ions of said second conductivity type into said semiconductor substrate to form said first tub; and

implanting ions of said first conductivity type into said first tub to counterdope a portion of said first tub and thereby form said second tub.

10 30. A method according to Claim 28 wherein said step of epitaxially forming a layer of second conductivity type comprises the steps of:

epitaxially forming an undoped semiconductor layer on said semiconductor substrate; and

15 implanting ions of said second conductivity type into the undoped semiconductor layer to thereby dope the semiconductor layer said second conductivity type without requiring counterdoping.

31. A method according to Claim 28 wherein
20 said step of epitaxially forming a layer of second conductivity type comprises the step of:

epitaxially depositing the layer while simultaneously doping the layer said second conductivity type.

25 32. A method according to Claim 28 wherein said step of forming spaced apart source and drain regions comprises the step of:

implanting ions of said second conductivity type into and through said layer of second conductivity
30 type and into said second tub.

33. A method according to Claim 28 wherein said step of forming spaced apart source and drain regions comprises the step of:


-57-

implanting ions of said second conductivity type into and through said layer of second conductivity type, into and through said second tub, and into said first tub.

5 34. A method according to Claim 28 wherein said step of forming spaced apart source and drain regions is preceded by the step of:

10 forming a gate electrode on said layer of second conductivity type, adjacent said first and second tubs.

1/19

FIG. 1.

2/19




FIG. 2A.

3/19




FIG. 2B.

4/19




FIG. 3.

5/19




FIG. 4.

6/19





FIG. 5.


7/19

FIG. 6.



8/19

FIG. 7.



9/19




FIG. 8.




FIG. 9B.




FIG. 9A.

11/19




FIG. 10.

12/19




FIG. 11.

13/19




FIG. 12.

14/19




FIG. 13.

15/19









Figure 14

16/19

FIG. 15A.FIG. 15B.FIG. 15C.FIG. 15D.FIG. 15E.





FIG. 16.

18/19


FIG. 17.



19/19

FIG. 18.

21



INTERNATIONAL SEARCH REPORT

Int'l Application No
PCT/US 97/02108

A. CLASSIFICATION OF SUBJECT MATTER
IPC 6 H01L29/78 H01L29/10 H01L21/336

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 6 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	PATENT ABSTRACTS OF JAPAN vol. 018, no. 545 (E-1617), 18 October 1994 & JP 06 196642 A (KAWASAKI STEEL CORP), 15 July 1994, see abstract	24-26
Y	---	1-4,6-8, 10,11, 13-15, 17,19, 21,22
Y	DE 37 37 144 A (HEWLETT PACKARD CO) 11 May 1988 see the whole document ---	1-4,6-8, 10,11, 13-15, 17,19, 21,22
		-/-

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubt on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
- *&* document member of the same patent family

Date of the actual completion of the international search

10 June 1997

Date of mailing of the international search report

20 -06- 1997

Name and mailing address of the ISA
European Patent Office, P.B. 5818 Patentstaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax (+31-70) 340-3016

Authorized officer

Mimoun, B

INTERNATIONAL SEARCH REPORT

Int'l Application No
PCT/US 97/02108

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 4 701 775 A (COSENTINO STEPHEN J ET AL) 20 October 1987 see the whole document ---	24-26
Y	EP 0 530 046 A (SGS THOMSON MICROELECTRONICS) 3 March 1993 see the whole document ---	28-34
X	US 5 463 237 A (FUNAKI MASAKI) 31 October 1995	24-26
Y	see column 17, line 14 - column 20, line 14; figures 23-32 ---	28-34
A	EP 0 073 623 A (HITACHI LTD) 9 March 1983 see the whole document ---	1-4,6-8, 10,11, 13-15, 17,19, 21,22
X	US 4 819 043 A (YAZAWA YOSHIAKI ET AL) 4 April 1989 see abstract; figure 16 ---	24
A	EP 0 137 564 A (PHILIPS NV) 17 April 1985 see page 7, line 20 - page 11, line 33; figures 1-11 ---	5,9,12, 16,18, 20,23,27
A	PATENT ABSTRACTS OF JAPAN vol. 011, no. 325 (E-551), 22 October 1987 & JP 62 112376 A (TOSHIBA CORP), 23 May 1987, see abstract -----	24

INTERNATIONAL SEARCH REPORT

Information on patent family members

Int'l Application No
PCT/US 97/02108

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
DE 3737144 A	11-05-88	JP 2546693 B JP 63283066 A	23-10-96 18-11-88
US 4701775 A	20-10-87	NONE	
EP 0530046 A	03-03-93	JP 5343666 A	24-12-93
US 5463237 A	31-10-95	JP 7131002 A JP 7135316 A JP 7147399 A JP 7094723 A US 5580799 A	19-05-95 23-05-95 06-06-95 07-04-95 03-12-96
EP 0073623 A	09-03-83	JP 58033870 A CA 1181532 A US 4656492 A	28-02-83 22-01-85 07-04-87
US 4819043 A	04-04-89	JP 1745765 C JP 4026790 B JP 62128175 A	25-03-93 08-05-92 10-06-87
EP 0137564 A	17-04-85	NL 8303441 A DE 3474379 A JP 1655253 C JP 3021101 B JP 60097663 A US 4799092 A	01-05-85 03-11-88 13-04-92 20-03-91 31-05-85 17-01-89

